POSITION SUMMARY
Experience range : 8+ year
* Scan Implementation for large SoC
* MBIST implementation
* ATPG for different fault model and gate level simulation with and w/o SDF
* Understand DFT architecture and able to solve the issues of DFT
* DFX design front-end checks, Spyglass check, CDC checks
* Timing closure support for DFT Test Mode
* Silicon bring-up support and debugging Silicon failures
Any special or skills related notes:
* Hands on experience with Cadence Scan and ATPG tool - Genus and Modus
* Synopsys SMS tool knowledge for MBIST
* iJTAG and IEEE1500 wrapper understanding.
Education: Bachelor's degree in Engineering
Actual compensation offer to candidate may vary from posted hiring range based upon geographic location, work experience, education, and/or skill level. The pay ratio between base pay and target incentive (if applicable) will be finalized at offer.
Arrow is an equal opportunity employer. All applicants will be considered for employment without attention to race, color, religion, gender, age, sexual orientation, gender identity, national origin, veteran or disability status. (Arrow EEO/AAP policy)
Subscribe to job alerts and upload your resume!
*By registering with our site, you agree to our
Terms and Privacy Policy.